10 GHz highly linear up‐conversion mixer in 65 nm CMOS
نویسندگان
چکیده
منابع مشابه
A 65 - NM CMOS RF Mixer for Different Applications
A down conversion RF mixer is designed with 65nm CMOS technology for a different low power consumption applications. Mixer structure comprises a double-balanced Gilbert-Cell with improving linearity method in the RF stage of circuit; all is at a supply voltage of 1.8V and a power of 2.17 mW. The circuit is simulated for different spectrum applications as: 200 MHz mobile users, 1.9 GHz wireless ...
متن کاملA 2 GHz Highly Linear Downconversion Mixer in 0.18- m CMOS
This paper describes a 2 GHz CMOS active balanced downconversion I/Q mixer in a TSMC0.18m process for a WCDMA receiver. The mixer achieves a conversion gain of 16 dB and a double side band (DSB) NF of 13.8 dB. The mixer's IIP3 is 12.12 dBm. It consumes approximately 5 mA of current from a 1.8-V power supply. The 12.12 dBm IIP3 fulfils the UMTS requirements for a mixer design.
متن کاملA Low Power Consumption Gilbert - Cell Mixer in 65 nm CMOS Technology
In this work, we present a design and simulation of low power consumption down conversion Gilbert-Cell mixer, in the 1.9 GHz wireless application. The circuit is in a 65 nm – CMOS technology at a supply voltage of 1.8 V. The obtained results show a third order input intercept point (IIP3) and a Noise Figure in the order of 1.7 dBm and 3.13 dB respectively, when the conversion gain equal to 13.9...
متن کاملPassive mixer with OPA filter for DVB-H front-end in 65 nm digital CMOS technology
This paper presents a passive mixer combined with a 1st-order active low-pass filter implemented in a purely digital low-power 65 nm CMOS technology. The filter consists of a four-stage operational amplifier with two feed-forward paths for a 3 dB corner frequency of 4 MHz. The mixer offers a very low flicker noise corner frequency of 80 Hz for DVB-H application. A fabricated test chip with inte...
متن کاملSAR ADC in 65 nm CMOS
This paper presents a Successive Approximation Register Analog-to-Digital Converter (SAR ADC) design for sensor applications. An energy-saving switching technique is proposed to achieve ultra low power consumption. The measured Signal-to-Noise-and-Distortion Ratio (SNDR) of the ADC is 58.4 dB at 2 MS/s with an ultra-low power consumption of only 6.6 μW from a 0.8V supply, resulting in a Figure-...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Electronics Letters
سال: 2018
ISSN: 0013-5194,1350-911X
DOI: 10.1049/el.2018.0780